

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/929,765	C	08/14/2001	Chih Chin Liao	56370 9374		
21874	7590	12/12/2006		EXAMINER		
EDWARDS		ELL, LLP		WARREN, MATTHEW E		
P.O. BOX 5: BOSTON, 1		5		ART UNIT	<del></del>	
,				2815		

DATE MAILED: 12/12/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	
		09/929,765	LIAO, CHIH CHIN ·	
	Office Action Summary	Examiner	Art Unit	<del></del>
		Matthew E. Warren	2815	
Period fo	The MAILING DATE of this communication Reply	on appears on the cover sheet	with the correspondence address	
A SH WHIC - Exter after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MAILInsions of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communical operiod for reply is specified above, the maximum statutor or to reply within the set or extended period for reply will, by reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	NG DATE OF THIS COMMUI CFR 1.136(a). In no event, however, may tition. y period will apply and will expire SIX (6) M by statute, cause the application to become	NICATION. a reply be timely filed  ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).	
Status				
2a) <u></u> □	Responsive to communication(s) filed on This action is <b>FINAL</b> . 2b) Since this application is in condition for a closed in accordance with the practice up	☑ This action is non-final. allowance except for formal ma		
Dispositi	on of Claims			
5)□ 6)⊠ 7)□	Claim(s) <u>6,8,11 and 14</u> is/are pending in 4a) Of the above claim(s) is/are w Claim(s) is/are allowed.  Claim(s) <u>6,8,11 and 14</u> is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction	ithdrawn from consideration.		
Applicati	on Papers			
10)	The specification is objected to by the ExThe drawing(s) filed on is/are: a)[ Applicant may not request that any objection Replacement drawing sheet(s) including the The oath or declaration is objected to by	accepted or b) objected to the drawing(s) be held in abey correction is required if the drawing	rance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.121(d)	).
Priority ι	ınder 35 U.S.C. § 119			
a)l	Acknowledgment is made of a claim for f  All b) Some * c) None of:  1. Certified copies of the priority doc  2. Certified copies of the priority doc  3. Copies of the certified copies of the application from the International See the attached detailed Office action for	uments have been received. uments have been received in ne priority documents have be Bureau (PCT Rule 17.2(a)).	Application No en received in this National Stage	
2) Notice 3) Information	et(s)  ce of References Cited (PTO-892)  ce of Draftsperson's Patent Drawing Review (PTO-9  mation Disclosure Statement(s) (PTO/SB/08)  cer No(s)/Mail Date	948) Paper N	w Summary (PTO-413) lo(s)/Mail Date of Informal Patent Application	

Application/Control Number: 09/929,765

Art Unit: 2815

### **DETAILED ACTION**

This Office Action is in response to the RCE and Amendment filed on November 9, 2006.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 6 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over the Applicant's Prior Art Figures 1 and 2 (APAF) in view of Takahama (JP 6-157238).

In re claim 6, the APAF 3 and 4 shows a BGA package comprising: a single layer substrate 10 having a front and back side, a chip 20 mounted on the front side of the substrate, the chip having an array of bond pads 30B, an array of solder balls 40 on the back side of the substrate, and an array of bond fingers 60B beside the chip and electrically connected to the bond pads of that chip by a plurality of first bonding wires (50B). An array of electrically conductive vias (80) penetrate from the front to the back side of the substrate and connect to the solder balls. The package also comprises a plurality of continuous electrically-conductive traces (70A-70D) for connecting a first subgroup of the bond fingers to corresponding ones of the vias. The continuous traces including at least one trace interposed between a second subgroup of the bond fingers and their corresponding vias. The APAF shows all of the elements of the claims except

Application/Control Number: 09/929,765 Page 3

Art Unit: 2815

the electrically conductive bridge. Takahama shows (fig. 3 and abstract) shows a semiconductor device comprising a single layer substrate (21) having traces (3, 4, and 5) and a conductive bridge (8) in the form of a bond wire spanning in an overhead manner across the traces. The bond wire is free of the interposing traces and has an unfilled gap between the wire and traces. When combined with the APAF, the second bonding wire as a bridge would be free of interference with the first bonding wire since it would not be beneficial for any wires to touch or interfere with each other and thus causing a short circuit. With this configuration, the density of wiring can be increased ultimately increasing the level of integration of the device. When combined with the APAF, the top position of the conductive bridge as a second bonding wire is lower in height than a top position of the first bonding wires. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the connections of the APAF by forming conductive bridges spanning over traces as taught by Takahama to increase the wiring density and ultimately improve the integration of the semiconductor device.

In re claim 14, when the APAF 3 and Takahama are combined the bonding wire of Takahama has one end electrically connected by a first trace to the corresponding via (80A) of the APAF 3, and the other end electrically connected by a second trace to the corresponding bond finger (60B) of the APAF 3.

Application/Control Number: 09/929,765

Art Unit: 2815

Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Prior Art Figures 3 and 4 (APAF) in view of Takahama (JP 6-157238) as applied to claim 6 above, and further in view of Abrams (US 3,560,256).

In re claim 8, the APAF and Takahama show all of the elements of the claims except the bond wire made of gold. Abrams discloses a bridge/crossover that is made of gold wires or includes a resistor (col. 4, lines 3-6, & 25-31) and is free of interference with the electrically conductive trace due to the insulating material (27) between the bridge and traces. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the APAF and Takahama by employing gold conductive bridge structures that cross over circuit traces as taught by Abrams to suitably increase the packing density of the circuit.

Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over the Applicant's Prior Art Figures 1 and 2 (APAF) in view of Takahama (JP 6-157238) and Abrams (US 3,560,256)

In re claim 11, the APAF 1 and 2 shows a BGA package comprising: a single layer substrate 10 having a front and back side, a chip 20 mounted on the front side of the substrate, the chip having an array of bond pads 30B, an array of solder balls 40 on the back side of the substrate, and an array of bond fingers 60B beside the chip and electrically connected to the bond pads of that chip. An array of electrically conductive vias (80) penetrate from the front to the back side of the substrate and connect to the solder balls. The package also comprises a plurality of continuous electrically-

Page 5

Art Unit: 2815

conductive traces (70A-70D) for connecting a first subgroup of the bond fingers to corresponding ones of the vias. The continuous traces including at least one trace interposed between a second subgroup of the bond fingers and their corresponding vias. The APAF shows all of the elements of the claims except the electrically conductive bridge as a zero resistance chip resistor. Takahama shows (fig. 3 and abstract) shows a semiconductor device comprising a single layer substrate (21) having traces (3, 4, and 5) and a conductive bridge (8) in the form of a bond wire spanning in an overhead manner across the traces. The bond wire is free of the interposing traces and has an unfilled gap between the wire and traces. With this configuration, the density of wiring can be increased ultimately increasing the level of integration of the device. When combined with the APAF, the top position of the conductive bridge as a second bonding wire is lower in height than a top position of the first bonding wires. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the connections of the APAF by forming conductive bridges spanning over traces as taught by Takahama to increase the wiring density and ultimately improve the integration of the semiconductor device. Neither reference shows that the conductive bridge is a zero resistance chip resistor. Abrams shows (fig. 1) a circuit in which crossover or conductive bridges are used to increase the packing density of the circuit (col. 2, lines 14-26). The electrically conductive bridge 26 spans in an overhead manner across interposing traces (22c & 22d) and connect one end of a trace 22b to the end of another trace 22a. There is a gap

between the bridge and the interposing trace (that gap is filled with an insulating

Art Unit: 2815

material). The bridge/crossover is made of gold wires or includes a resistor (col. 4, lines 3-6, & 25-31) and is free of interference with the electrically conductive trace due to the insulating material (27) between the bridge and traces. Abrams does not specifically mention that the chip resistor has zero resistance. However, It would have been obvious to one of ordinary skill in the art at the time the invention was made to set the resistance to any desired value, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980). Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the APAF and Takahama by employing conductive bridge structures such as chip resistors that cross over circuit traces as taught by Abrams to also increase the packing density of the circuit.

## Response to Arguments

Applicant's arguments filed with respect to claims 6, 8, 11, and 14 have been fully considered but they are not persuasive. The applicant primarily asserts that the prior art references do not show all of the elements of the claims, specifically that the APAF nor Takahama disclose the amended limitation of the BGA package including a single layer substrate. As stated in the rejection above, the APAF 1 and 2 show an embodiment in which the substrate is a single layered substrate. Furthermore, Takahama also shows a package having a single-layered substrate. Therefore, the prior art references show all of the elements of the claims and the rejection is proper.

Art Unit: 2815

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew E. Warren whose telephone number is (571) 272-1737. The examiner can normally be reached on Mon-Thur and alternating Fri 9:00-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kenneth Parker can be reached on (571) 272-2298. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Matthew E. Warren

December 11, 2006